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Abstract 
In this study, experiments were conducted to determine the 
effect of processing variables on the growth of cu-Sn interrnetal
lic 
compounds during repair of surface mount printed circuit board
s. 
It was determined that growth rates are lower for low Sn conte
nt 
solders, and lower soldering temperatures. Layer thickness
 was 
found to reach an equilibrium value after the first reflow wh
ich 
remained constant through the tenth reflow. 
When through hole technology was dominant in the printed circuit 
industry, intermetallic growth was not a major concern. With the 
advent of surface mount technology, the presence of britt
le 
intermetallic compounds was seen as detrimental to solder joint 
reliability because of the mechanical support provided by t
he 
surface mount solder joints. Some sources claim that the 
additional reflow cycles used in device repair can quickly crea
te 
large intermetallic layers and dissolve the cu pad on the circu
it 
board. The findings of this report show that growth is relative
ly 
slow during typical repair operations, and Cu pads cannot 
be 
dissolved. 
Much experimentation has been done on accelerated aging of solid 
Sn/Pb coatings on Cu substrates, but little has been published 
on 
the molten solder reactions occuring with cu on circuit board
s. 
This .report describes a 
• series of experiments which evaluate 
compound growth as a function of the variables encountered 
in 
circuit board repair situations. 
1 
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1.0 Introduction 
The • • or1g1ns of this study date back two years ago to ~ 
research project at Lehigh Uni vers·i ty. That project focused on the 
processing steps and equipment used in the repair of printed 
circuit boards using Surface Mount Technology (SMT). The use of 
SMT is rapidly replacing old circuit board technologies in the 
electronics industry. Before getting too far along, this would be 
a good point to explain the technology to any readers who may not 
be familiar with it. 
surface mounting involves soldering the leads of packaged 
active and passive electronic devices to a Cu pad on the surface of 
a printed circuit board. The precursor to this arrangement is 
known as "through-hole" technology in which packaged devices had 
leads which were inserted through holes drilled completely through 
the circuit board. These two technologies are represented in the 
sketches below. 
The new surface mount devices have leads spaced every 50 mils 
or less as opposed to every 100 mils with through hole devices. 
This is possible because surface mount boards do not have to allow 
extra room for through holes. Because of· this size benefit, board 
designers can reduce the size of a circuit board by as much as 50% · 
2 
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using Surface Mount Technology. This accounts for the ever growing 
use of SMT in the electronics industry. 
It is inevitable that some circuit boards from a manufacturing 
run will appear as defective due either to a manufacturing defect 
or a later device failure in the field. In some cases it will make 
better economic sense to throw away the circuit board and replace 
it with a new one. However, in most cases the design is so complex 
that the value of the circuit board makes this throw away solution 
too costly. In these cases a repair must be attempted. 
The Lehigh studies performed to this date have focused on 
considerations necessary to perform successful repairs on surface 
mount assemblies. Earlier studies were done on surface mount 
substrates and devices, repair equipment, repair process steps and 
repair reliability. My contributions to these previous studies are 
included as Appendices A, B, and C to this report. 
It is clear from these studies that removing and replacing a 
surface mount device is a far more challenging task than removing 
and replacing a through hole device. This is so because leads and 
lead pitches are much smaller in the new technology and access to 
the solder joint can only be gained from one side of the circuit 
board. In many instances the device itself may actually cover the 
joint. Because of this, new methods of solder reflow and device 
replacement have been devised for use in surface mount repair and 
they are detailed in Appendix A. 
1.1 Soldering 
Soldering is defined by the American Welding Society as metal 
3 
coalescence below 800°F. Solder is used during printed circuit 
manufacture, usually the eutectic 63%Sn/37%Pb, to bond the device 
leads to the Cu pads on the circuit board. When this soldering 
takes place, the Sn/Pb solder wets the surface of the Cu and the Sn 
component of the alloy reacts with the Cu forming a complete 
metallurgical bond. Intermetallic compounds form as the product of 
this Cu-Sn reaction. The binary Cu-Sn phase diagram, see Fig. 1.2, 
shows us _ that in this system, two compounds may form at the 
temperatures encountered in repair operations ( >200°C). \Those 
two compounds are the~ phase cu6Sn5 which is composed of 60.89 wt% 
Sn, and the € phase cu3Sn containing 37. 9 wt% Sn. 
compounds form. 
No Cu-Pb 
The presence of these intermetallic compounds is detrimental 
to surface mount solder joints because the compounds are inherently 
brittle in nature. It is believed that this brittle behavior is 
due to a decrease in the metallic character of bonding. 
8 The 
presence of these brittle intermetallic compounds 
• • 1s a maJor 
concern in surface mount solder joints because the joints provide 
mechanical support as well as electrical continuity in the circuit. 
Any brittle phase in the joint can therefore lead to brittle 
fracture in the joint and loss of electrical continuity. In the 
old "through-hole" technology, intermetallics were not a major 
concern since any stresses due to thermal cycl~s, uneven expansion, 
_or vibration in the printed circuit assembly were distributed over 
lead, solder and surrounding ''through" hole wall. In SMT, any 
applied stress is accomodated mainly by the solder joint. 
4 
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1.2 Interm.etallic compound growth • 
' 
The growth of these intermetallic compounds has been studied 
extensively in the solid state. Most of the studies have been 
performed to determine the impact that these compounds have on the 
solderability of Cu with thin solder plating. ,,s, 6 In order for a 
surface to be readily solderable it must have a relatively high 
surface energy. As a sample is aged, intermetallic compounds grow 
and as they break the plated surface, free energy is reduced and 
solderability decreases. These studies have concluded that the 
intermetallic compounds exhibit a parabolic growth rate after a 
faster initial growth rate. 
With the advent of surface mount technology, concern for 
reliable joints has prompted investigation of the reaction of 
molten Sn/Pb solder with cu. In the case of repair of defective 
surface mounted components, on which this study will concentrate, 
much discussion has arisen over how best to limit the growth of 
intermetallic compounds during soldering and desoldering performed 
during device repair. 
The best way to visualize the reaction kinetics of the growth 
of Cu-Sn intermetallics is with a schematic as in Fig. 1.1. Here 
we have a cu substrate with a solder coating. At the interface 
between the two, a layer of Cu-Sn intermetallic compound is formed. 
The thickness of the intermetallic compound will depend on the 
solubilities of Cu in Sn and Sn in cu as well as the diffusion 
rates of Cu and Sn in the substrate, intermetallic layer, and 
solder. 
5 
J cu Sn 
v, 
J IZ.IC Sn 
J/uMC jSn 
cu )> 
Sn-Pb 
solder 
________ __. ___________ .__ _______ z 
cu 
Substrate 
IMC 
cu-Sn 
Itermetallic 
IMC - intermetallic compound -
velocity of cu-intermetallic interface 
• directicr1 
v, -
in z 
velocity of intermetallic-Sn interface 
• direction 
v2 - in z 
J: - flux of element a through phase b 
v: - diffusion coefficient of element a in phase b 
dCa - concentration gradient of element a in z direction 
dz 
Fick's first law: 
Fig. 1.1 
1~. 
Schematic representation of the fluxes of material 
through cu, interrnetallic layer and solder. 
-t 
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In discussing the reaction kinetics we will define J as the 
flux, or quantity per second of diffusing matter passing normally 
through an area under the action of a concentration gradient. The 
notation J: represents the flux of element a through phase b. 
This notation will be used in the following discussion with the 
symbols cu, Sn, and IMC used in place of a and b. The Cu and Sn 
represent the elements Cu and Sn respectively, and IMC represents 
the interrnetallic compound layer. 
1.3 Growth at the cu interface 
In Fig. 1.1, V1 is the velocity of the cu-intermetallic layer 
interface and the direction of its movement can be determined by 
th d . ff . f 1 f S . C d S . IM ( eu IMC , e 1. erence 1.n ux o n 1.n u an n 1.n C Jsn -J5n ) • Since 
the solubility of Sn in Cu is negligible, the rate of diffusion of 
Sn is much greater in the intermetallic layer than in the Cu 
This indicates that v1 is always negative 
and the intermetallic grows into the substrate. 
From the same figure we also see that V2 , the velocity of the 
intermetallic-solder interface, can be represented as the 
difference in flux of cu in intermetallic compound and Cu in Sn 
solder ( J/:c-Jg:) . ·~ .. 
These two velocity values can be used to establish an equation 
for the rate of thickening of the intermetallic layer during 
jiffusion. With the intermetallic thickness represented as z0 , the 
:ate of thickening is given by1 : 
dzo -v. -v. oc (JCU-JIMC) - (JIMC_J.Sn) dt 1 2 Sn Sn cu cu 
7 
1.4 Growth at the solder interface - solid solder 
At the intermetal 1 ic-solder interface, growth reactions deper1d 
on the state of the solder. If the solder is in the solid state, 
the solJbility of Cu in Sn is negligible and the flux of Cu atoms 
' 
' through the interrnetallic is much greater than the flux of Cu away 
from the solder interface and into the coating: 
7 IMC) J Sn 
u Cu Cu 
This results in a positive V2 and the interrnetallic grows into the 
solder coating as well as into the Cu substrate. In this case the 
growth rate of the interrnetallic layer is approximated by: 
dzo cx(JIMC+JJMC) 
dt Sn Cu 
The rate controlling step is diffusion of Cu and Sn through 
··. 
the intermetallic layer giving a parabolic dependence of thickness 
on time x2 = Dt. Dis the overall diffusivity for growth of the 
interrnetallic layer which varies with temperature according to the 
Arrhenius equation: D D e-a/RT 0 where 
• 15 the diffusion 
coefficient, Q the growth activation energy and R the gas constant. 
1.s Growth at the solder interface - molten solder 
In the case of molten solder, there is appreciable solubility 
1., . 
of cu in Sn and the flux of Cu in Sn is greater than the flux of Cu 
in intermetallic: 
J sn>JIMC Cu Cu 
This lead~ to an intermetallic growth rate which can be 
approximated by: dz 
__ o oc (JIMC+JIMC_ Tsn) dt sn cu vcu 
' 
Fick' s law states that the flux of Cu in,, the intermetallic 
8 
compound ( JZ:C ) depends on the composition gradient in the 
> 
intermetallic layer. Therefore as the layer grows thicker, the 
flux of Cu in the IMC ( J~c) decreases. This leads to a steady 
state condition with a constant layer thickness. This occurs I/ 
because formation of interrnetallic at the Cu-IMC interface is 
occurring at the same rate as dissolution of the interrnetallic by 
the molten solder at the IMC-solder interface. 
When the volume of solder is limited, as it is with solder on 
a circuit board pad, the concentration of Cu dissolved in the Sn 
increases. This leads to a decrease in the flux of Cu in Sn (Jg:) 
and an increase in· the interface position v2 • 
state thickness increases. 
Thus the steady 
1.6 Growth during cooling and solidification 
The above descriptions represent isothermal situations either 
at molten solder temperatures or solid solder temperatures. In the 
case of the molten solder, the room temperature IMC layer will 
depend on the processes 
• occurring during cooling and 
solidification. As mentioned above, the dissolution of 
intermetallic by the molten solder results in a Cu enriched layer 
of solder near the intermetallic interface. The composition of the 
liqu~d at the interface is that which is in equilibrium with- the 
intermetallic at that temperature in the phase diagram. The 
enrichment concentration falls off exponentially away from the 
interface. I 
I 
As the molten solder cools, the liquid solder at the interface 
becomes super saturated with Cu. During freezing this super ... ,,.,. 
9 
/ 
saturated layer results in an additional thickness of intermetallic 
compound. During the steady state, isothermal conditions described 
above, we would expect a planar layer of intermetallic. This is so 
because any projection of intermetallic into the solder would find 
itself in a region of lower solute concentration and be 
preferentially dissolved2 • During cooling a nodular or dendritic 
structure is expected for the intermetallic as the solder becomes 
supersaturated and intermetallic precipitates out. 
Objectives 
Based on the assumption that intermetallic compounds can lead 
to brittle fracture of solder joints in surface mount assemblies, 
it would be wise to keep their growth to a minimum. This study 
will focus on compound formation during the repair operation of 
surface mount assemblies. It is hoped that a better understanding 
of the variables involved in IMC formation will help to develop 
more reliable repair processes. 
The literature on surface mount repair contains many opposing 
points of view on the best method of repair. Some voices advocate 
removal of the bad device, removal of old solder, and addition of 
fresh solde~ for the replacement device. On the other hand, some 
believe that the addition of new solder will accelerate the growth 
of intermetallic. 
Another topic of debate is the maximum number of reflow cycles 
allowable before the reliability of the joint is compromised. Some 
sources have astablished guidelines with limits as low as three 
reflow cycles allowable before all of the Cu on the circuit board 
,- , 10 
) 
' 
has been used to fo.tm inte.tmetallic compounds. 22 
This report will investigate these various aspects of surface 
mount repair and attempt to provide practical guidelines. This 
will be done by measuring intermetallic growth as a function of 
solder alloy, solder temperature, number of reflow cycles, use of 
old solder or addition of fresh solder. 
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2.0 Characterization procedures and materials 
2.1 Materials 
Since the intent of this study was to provide guidelines for 
circuit board • repair, actual circuit materials and 
I processing 
equipment were used when possible. It was hoped that this would 
make the results applicable to actual repair situations. The Cu 
substrate used in the experiment was stock FR-4 epoxy fiberglass 
circuit board material with loz./ft2 of Cu. This corresponds to a 
Cu foil thickness of 36 µm. Al so examined were Cu pads on a 
completed surface mount circuit board containing 2oz./ft
2 of Cu. 
Solder of alloy compositions 40/60, 63/37, and 100/0 (Sn/Pb) were 
used in both paste and wire form. Rosin mildly activated (RMA) was 
the fluxing agent in all experiments. 
The bare Cu board was chemically cleaned before soldering to 
remove surface dirt, oils and oxides and plated in an aqueous Sn 
solution. The boards were then cut into small test coupons of 
approximately 1 cm. square. The paste flux was applied to the 
board using a syringe. With the syringe it was easy to control 
amount of solder added in each case. For solder in wire form, a 
small drop of liquid RMA flux was placed on the board and then a 
measured length of wire was placed on the flux. 
2.2 Heating 
In order to establish values of intermetallic compound 
thickness as a function of time during which solder was molten, a 
diffusion furnace was used. The test coupons were placed in an 
alumina boat and placed in . the diffusion furnace with an 
I 
air 
12 
atmosphere. Temperature was controlled with a digital 
thermocouple. The samples were exposed to temperatures of 200°c, 
250°C, 300°C, and 350°C for times ranging from 3 minutes to one 
hour. After removal from the furnace, the samples were cooled in 
• air. 
Values of intermetallic compound thickness as a function of 
reflow cycles were determined after reflowing the solder on the 
test coupons with a hand held soldering iron set to 600°F. The 
samples were fluxed with liquid RMA flux before applying the iron. 
This assured good heat conduction between soldering iron and 
solder. Twenty seconds was taken as the length of a reflow cycle 
in this study and thus the soldering iron was held to the solder 
for 2 O seconds after total re flow of the solder was observed. I 
Samples were reflowed from one to fifteen times and allowed to cool 
and solidify between each reflow. 
Some samples were also prepared using a Wenesco Dragon surface 
mount hot air repair terminal. This machine used a stream of hot 
air directed at the solder to reflow the joint. The temperature of 
the air stream was set to 600°F. Again, 20 second reflow cycles 
were used and the joint was allowed to resolidify between reflow 
cycles. 
2.3 Solder removal 
To determine the impact of solder removal on the intermetallic 
layer, a wire desoldering braid was used to wick away the solder. 
This was accomplished by first applying flux to the soldered test 
coupon and to the wire braid. A hand held soldering iron was then 
13 
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used to press the wire braid into the solder. Pressure was applied 
until the solder reflowed and wicked into the braided wire. New 
solder was then added to some of these wicked samples and reflowed 
in the diffusion furnace. 
2.4 Mounting and Polishing 
All samples prepared as mentioned above were mounted in black 
powdered epoxy which was condensed under a pressure of 4200 psi at 
a temperature of 150°C. The soldered test coupons were mounted so 
that polishing would reveal a cross section of solder, 
intermetal 1 ic layer, Copper, and circuit board. The mounted 
samples were all wet ground with sanding papers of 240, 400, and 
600 grit on a rotating wheel. They were then polished with 6 µm 
diamond paste on a rotating wheel, 0.3 µm alumina solution, and 
finally a 0.04 µm colloidal silica solution on a cloth. 
After polishing, the samples were Carbon coated to prepare for 
examination with the electron probe microanalyzer. A pure Sn and 
pure Cu standard were prepared for use in the probe as well. A 
Jeol 733 microprobe an~lyzer was used to determine Cu and Sn 
l 
profiles across the solder joint and to identify the intermetallic 
phases present. 
2.s Layer thickness measurements 
Quantitative measurements of intermetallic compound thickness 
as well as Cu thickness were made using the Microplan II image 
analysis system. This system uses a Nikon light optical microscope 
and a digitizing tablet with hand controlled crosshair. The 
crosshair can be moved across the digitizing pad and the image 
14 
projected into the microscope through a drawing tube which 
superimposes the image of the crosshair on the sample. Each sample 
was placed in the optical microscope and the crosshair was used to 
mark points on the sample. By interfacing the digitizing board 
with an IBM PC, calculations of distance between marked points on 
the sample could be made. After inputting a factor for 
magnification and marking opposite sides of the layers of interest 
with the crosshair, the computer calculates distance between marked 
points. Layer thicknesses from each sample were taken 50 times in 
order to establish a reliable mean value. Finally, all samples 
were photographed using a Carl Zeiss light optical microscope. 
15 
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J.O Results 
3.1 Intermetallic compounds formed 
Samples were examined after solder ref low 
• 1n a Jeol 733 
electron probe microanalyzer. In all cases the r, phase, Cu6Sn5 , was 
found to be the only intermetallic compound present after cooling 
to room temperature from molten temperature. The small dendrites 
visible in Fig. 3. 1 as well as the particles dispersed in the 
solder were found to be composed of 59.93% Cu clearly identifying 
them as the r, phase. In addition, no Sn was found in the Cu 
substrate and no pure Cu was found in the solder mass. The solder 
mass consisted of Sn, Pb, and Cu6Sn5 • 
Samples which were aged for 7 days at 150°C showed another 
layer of intermetallic compound adjacent to the Cu substrate as 
shown in Fig. 3.2. The rnicroprobe identified the layer next to the 
Cu substrate as the E phase Cu3Sn. The layer between this E phase 
and the solder coating is the r, phase Cu6Sn5 • 
. . 
Fig. 3.1 Dendritic n phase intermaetallic layer between cu 
on left and solder on right. Magnification= 1250X 
16 
Fig. 3.2 
t 
solder 
Sample aged@ 150°C for 7 days. From left the 
layers are cu, thin dark layer of E phase, thicker 
nodular n phase layer, and 63/37 solder on right. 
M = lOOOX 
17 
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3.2 Intermetallic growth as a function of solder composition 
The alloys in this study were heated in a diffusion furnace 
for • various times. The interrnetallic layer thicknesses were 
measured with the Microscan II image analysis system and the data 
appears in the table below. Layer thicknesses as a function of 
time in the furnace are also plotted in Fig. 3.3. It is clear from 
the data that the IMC layer grows steadily with molten solder time. 
The growth rate is also higher for solder alloys with a higher Sn 
content. Micrographs of three different alloys at various molten 
times are shown in Figs. 3.4 - 3.6. 
Intermetallic layer thicknesses (µm) 
Time at 40Sn/60Pb 63Sn/37Pb 100Sn/0Pb 
temperature solder solder solder 
5 min. 1.03 1.46 2.03 
15 • 1.58 min . 2.25 2.45 
30 • min. 2.75 3.08 3.35 
60 I min. 4.07 5.39 6.90 
'· 
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a) b) 
c) d) 
Fig. 3.4 Alloy: 40Sn/60Pb - Solder/Cu interface showing 
development of intermetallic layer as a function of 
time held in a diffusion furnace at 200°c 
a)5 min b) 15 min c)30 mind) 60 min. \ 
M = lOOOX 
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a) b) 
c) d) 
Fig 3.5 Alloy: 63Sn/37Pb - Solder/Cu interface showing 
development of intermetallic layer as a function of 
time held in a diffusion furnace at 200°c 
a) 5 min b)15 min c) 30 mind) 60 min. 
M = lOOOX 
,I" 
Fig. 3.6 
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Alloy: lOOSn/OPb - Solder/Cu int~rface showing 
development of intermetallic layer as a function of 
time held in a diffusion furnace at 200°c. 
a) 5 min b) 15 min c) 30 mind) 60 min. 
M = lOOOX 
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3.3 Intermetallic growth as a function ot solder temperature 
Circuit test coupons with 63/37 solder were placed in the 
diffusion furnace at several different temperatures. The resulting 
thicknesses of interrnetallic compound layers are shown in the table 
below and as a plot in Fig. 3.7. The data shows an increase in 
layer thickness for higher reflow temperatures. 
Intermetallic layer thickness (µrn) 
Time 200°c 2so
0 c 300°C 
3 
5 
15 
30 
60 
• 1.36 1.45 1.57 min . 
• 1. 40 1.47 1.85 min . 
• 2.17 2.25 *** min . 
• 3.03 3.12 *** min . 
• 5.28 5.39 *** min. 
*** indicates temperature too high for board material to 
withstand 
23 
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A 250C 
• 300C 
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3.4 Layer thickness as a function of reflow cycles 
The samples which were reflowed using a hand soldering iron 
and the Wenesco hot air machine showed that the ry phase layer 
develops during the first twenty second reflow cycle to a thickness 
of about 1.3µm. The IMC layer thickness in the sample reflowed ten 
times was was also 1.3µm thick. There was essentially no 
measurable difference in thickness between 1 reflow cycle and 10 
reflow cycles. After fifteen reflow cycles there was a slight 
increase in layer thickness to l.35µm. The data is displayed in 
the table below and plotted in Fig. 3.8. 
included in Fig. 3.9. 
Number of reflow Intermetallic 
cycles thickness (µm) 
1 1.29 
3 1.30 
5 1.29 
10 1.30 
15 1.35 
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Micrographs are also 
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Fig. 3.8 lntermetallic thickness as a 
function of reflow cycles . 
• 
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m IMC thickness 
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a) b) 
c) 
Fig. 3.9 Cu/solder interface showing intermetallic layer 
after various numbers of reflow cycles. 
a) 1 reflow cycle b) 10 reflow cycles c) 15 reflow 
cycles. M = 1500X 
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3.5 Solder removal 
It was found that when the solder coating was removed from a 
test coupon with desoldering braid, the intermetallic layer was 
left intact on the Cu with a small residual amount of solder as 
shown in Fig. 3.10 b. When fresh solder was added ·and reflowed, 
the resulting IMC layer was the same thickness as in samples where 
the original solder was reflowed the same amount of time. The data 
collected is listed in the table below. 
Processing steps IMC thickness 
solder reflowed 5 • 1.41 m1ns µm 
solder reflowed 10 rnins 1.75 
reflowed 5 • then solder removed 1.39 rn1ns, 
reflowed 5 rnins, solder removed, then 1.82 
fresh solder added and reflowed 5 
• rn1ns 
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a) b) 
c) d) 
Fig. 3.10 a) Solder held molten 5 min. 
b). Solder removed with desoldering braid after 5 
min reflow. / 
c) original solder held molten 10 min. 
d) New solder added after old removed and held 
molten an additional 5 min. 
M = 1250X 
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3.6 Agitation of Molten solder 
Samples which were reflowed with a hand soldering 
• iron were 
subjected to much more movement of the solder mass when it was in 
the molten state. The photos in Figs. 3.11 show that there is
 a 
great deal of dispersion of ry phase particles in the solder coati
ng 
in the samples heated with the solder 
' iron. By contrast those 
heated in the diffusion furnace show much less dispersion 
of 
intermetallic in the solder. 
30 
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a) b) 
• 
j 
c) d) 
Fig. 3.11 a) 63/37 heated in the· diffusion furnace. 
b) 63/37 heated with hand soldering iron, dispersed 
phase is Cu6Sn5 • 
c) 100/0 heated in the diffusion furnace. 
d) 100/0 heated with soldering iron. 
M = 1500X 
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3.7 cu thickn 
Absolute ~alues of pad Cu thickness le · ton th bo rd were 
very difficult to determine due to the irregular inter·or surface 
of the Cu foils shown in Fig. J . 12 . Although thickness of the pad 
was difficult to determine precisely , the important result observed 
was that the thickness never dropped below about 29µm even for the 
longest molte n t imes eval u a t ed . 
Fig. 3.12 Irregular surface of inner side of cu foil. 
M = lOOOX 
I 
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3.8 Impact of hight mp ratures on circuit board 
The heat of 15 reflow steps with a hand held 
,, 
o er ng ran 
set to 600 ° F was sufficient to debond a pad rom th ci c uit board 
as shown in Fig. 3.13. Samples heated in the diffusion furnace 
were not heated with temperatures exceeding 300°C. This limit was 
found to be necessary since the FR-4 board material began to 
decompose by swelling and charring when heated longer than 7 
minutes at 300 °C. 
Fig. 3.13 cu pad debonded from circuit board 
M = 300X 
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3.9 Bolder micro tructure 
It was observed th t for high b solder uch 
of Pb appeared next to the intermetallic 1 yr 
4 0/ 0, aye 
times. This layer of Pb is visible in Fig. 3 . 14. Addit'ona 
photos of the solder microstructure are shown in Fig. 3.15. 
Fig. 3.14 Alloy: 40/60 Dark layer of Pb next to 
interrnetallic layer after long reflow times. 
M = lOOOX 
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Microstructure 
Microstructure 
Microstructure 
Microstructure 
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-4.0 Discussion 
The aim of this report was to bring a better understanding of 
' 
the metallurgical changes occurring during soldering to the arena 
of surface mount repair. Many experiments were conducted in this 
study and now we need to analyze them and apply the results to real 
world repair situations. In the following paragraphs the results 
of each experiment will be discussed as they apply to repair 
situations. 
4.1 compounds present 
The results of the microprobe analysis concur with studies 
previously conducted by Lubyova. 15 The r, phase, Cu6Sn5 , was found 
in all samples examined in this study. It is believed that this 
phase forms at all temperatures during solid state diffusion and 
interface dissolution and will continue to grow until the Sn in the 
solder or the Cu substrate is depleted. 11 On the other hand, the 
e phase Cu3Sn is thought to form only by solid state diffusi
on and 
only at temperatures above 60°C. 5 In this study the E phase was 
only found in samples from the aging experiments of section 3.1 as 
expected. ; ( 
The t phase grows at the expense of the 11(phase and will 
continue to convert the Cu6Sn5 to Cu3Sn as long as the temperature 
is above 60°C. Studies conducted by Grivas show that for high Pb 
solders such as 5/95, cu3Sn is the only compound which forms. 
14 The 
small amount of Sn present in the solder precludes formation of the 
Sn rich r, phaser:-\ The results indicate that during devi~e repair we 
/ 
will only be producing cu6Sn5 since the Sn content of the solders 
36 
commonly used in electronics applications is above 5%. 
4.2 Solder composition 
The experiments conducted on various alloy compositions show 
a clear trend of increased intermetallic layer thickness with 
increase in Sn content of the solder alloy. This trend was 
established by holding the solder at molten temperatures for very 
long times of 5 - 60 min. Even with these long times, the increase 
in layer thickness from 5 to 60 min was only 3-4µm. Since the 5 
minute mark is much longer than the molten time likely to occur in 
repair situations, it is clear that we are dealing with very small 
layers of interrnetallic in actual situations. Unless the solder 
joint is molten for more than 5 minutes, the intermetallic layer 
may not be large enough to be detrimental to the joint. 
It is difficult to say how intermetallic layer thickness will 
impact joint integrity without data from tests of the mechanical 
properties of solder joints. What is important about the findings 
of this experiment is that higher Sn solders cause faster growth of 
intermetallic, and layer thicknesses are very small for molten 
solder times of less than five minutes. Since layer measurement 
depends on operator positioning of crosshairs in the microscope, 
errors in thickness measurements can result. However, fifty 
measurements were taken on each sample which should give reliable 
mean values. Results were consistent with other samples processed 
in like manner. 
Based on the cl~ dependence of layer growth on Sn content, 
a possible means of limiting layer buildup during repair would be 
37 
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to resolder replacement devices with a lower Sn content solder such 
as 40/60. It is not advisable to use alloys of lower Sn content 
than that because the pasty range of those alloys is much greater 
and it would be more difficult to ensure complete melting of the 
solder for a good metallurgical joint. Also the low Sn joint will 
be weaker as the Sn acts as a precipitation hardening element in 
the solder. 14 
4.3 Solder temperature 
The evaluation of solder reflow temperature revealed that 
higher reflow temperatures produced thicker intermetallic layers. 
The data shows a slight increase in layer thickness at all times 
between 200 and 250°C. At a temperature of 300°C layer thicknesses 
were also greater for 3 and 5 min at the elevated temperature. 
Data for longer times times at this temperature were not obtainable 
since the circuit board decomposed after more than 5 min at 300°C. 
For heating with the hot air machine or the soldering iron, 
this trend was not apparent from the data. Other variables such as 
agitation of the molten solder with these means of heating are 
1 ikely masking the effect of temperature. It is probable to assume··~{!· 
that higher temperatures lead to a faster intermetallic growth rate 
in all cases, and thus repair temperatur~s should be kept to a 
minimum when performing repair of surface mount devices. 
4.4 Reflow cycles 
In evaluating the effect of reflow cycles on the growth of 
intermetallic, a hand soldering iron was used as would likely be 
used in a real repair situation. The solder was held in the molten 
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state for twenty seconds after total reflow was observed. In the 
samples examined it was found that an intermetallic layer develops 
during the first 20 second reflow cycle to a thickness of about 
1.3,um. This thickness was unchanged through ten reflow cycles. 
Above ten reflow cycles the layer thickness showed a gradual rise 
to about 1.35 ,um after 15 reflow cycles. 
This very fast initial growth of intermetal 1 ic during the 
first soldering of the board can be attributed to dissolution of 
the Cu immediately by the molten Sn. While this initial growth is 
very fast, further growth of the layer occurs by diffusion of Cu 
and Sn through the intermetallic. It is not until more than 10 
reflow cycles have been performed that enough material 
I 
lS 
transported by diffusion to create a measureable increase in layer 
thickness. 
If we consider that solder joints on a circuit board have been 
reflowed once during manufacture and perhaps once for rework in the 
factory, we have used up two reflow cycles. When a device on this 
board needs repair at a later date, it is reflowed once for device 
removal, possibly once for pad dressing or solder removal and again 
for resoldering of a new device. That gives a total of five reflow 
cycles that the board has experienced. This leaves a buffer of 
five additional reflow cycles before a measurable 
I t increase 1n 
intermetallic thickness occurs as predicted by this study. The 
significance of this finding for repair situations is that a second 
or third repair operation could theoretically be performed without 
significantly degrading the integrity of the solder joint. In 
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addition, there was no evidence of significant loss of Cu from the 
pad. Even after the longest reflow times, at least 29 µm of Cu was 
present from an original thickness of 36 µm. 
4.5 Solder removal 
When solder was reflowed and removed from the test coupon, the 
layer of intermetallic was found to remain essentially intact. The 
thickness of the layer after removal of solder measured the same 
thickness as the layer before removal of solder. When fresh solder 
was added and reflowed after braiding, the resulting layer 
thickness was slightly larger than the original solder reflowed the 
same amount of time. 
Some recommendations for surface mount repair advocate removal 
of old solder and replacement with new in hopes of removing the 
intermetallic layers. Opponents to this school of thought counter 
that replacing the solder with fresh will accelerate intermetallic 
growth because a fresh supply of Sn will be introduced. The 
findings of this study indicate that removing the old solder does 
not remove any of the intermetallic layer. When the solder is 
removed and fresh solder added, the resulting layer is slightly 
thicker than in the case of original solder reflowed the same 
amount of time. This difference in thickness is slight and may be 
due to inaccuracies in layer measurement or to the effect of the 
greater supply of Sn. In any case, there seems to be. no 
justification for removing the old solder before replacement. The 
already grown layer remains intact when the solder is removed, and 
the final layer thickness is thinner when the old 
• lS 
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retained than when fresh solder is added. 
4.6 Agitation of molten solder 
The microstructures in Fig. 3.11 show a great deal of 
This dispersion of cu6Sn5 particles in the solder matrix. 
dispersion occurred in some samples which were heated with a hand 
soldering iron. In these cases the movement of the soldering iron 
was sufficient to set up currents in the molten solder which 
distributed these intermetallic particles throughout the solder. 
The most probable explanation is that the Cu enriched layer of 
liquid solder near the intermetallic interface was disturbed and 
some of this Cu enriched solder was distributed through the mass of 
the solder in the liquid state. On cooling, these areas became 
super saturated and the intermetallic compound precipitated out of 
solution into the solid solder. 
It is difficult to relate this finding to repair situations. 
More work needs to be done on the effect of these dispersed 
particles of intermetallic on the mechanical propeities of the 
-
"-
joint. However, it was observed that dispersion was extensive for 
samples reflowed with a hand soldering iron and much less severe 
for samples r~flowed with the hot air machine or in the furnace. 
4.7 cu thickness 
The structure of the Cu foil in the circuit board made it 
virtually impossible to obtain accurate values of Cu thickness in 
these experiments. As shown in Fig. 3.12, the surface of the Cu 
foil on the inside of the circuit board has a very irregular jagged 
surface. This surface helps ~ond the Cu foil to the resin used in 
41 
the manufacture of the circuit board. 
Although absolute measurements were not possible, an important 
conclusion can be drawn from rough estimates of Cu thickness. This 
conclusion is that even for molten times as long as 60 minutes with 
the most reactive solder, the Cu thickness did not drop below 
29 µm. This means that it is highly unlikely that the Cu pad could 
ever be completely dissolved during repair operations. In order 
for complete dissolution to occur, an infinite supply of Sn and 
very long times would be necessary. With a cu pad on a circuit 
board, the volume of solder involved is such that all of the Sn 
would be consumed long before very much of the Cu pad was 
dissolved. 
4.8 Board damage 
We have seen that temperatures during repair should not be 
excessive in order to limit the growth of the intermetallic layer. 
Another possibly more important reason to avoid high temperatures 
is because they can do tremendous damage to the structure of the 
circuit board itself. Fig. 3.13 shows a circuit board pad which 
has debonded from the circui~.-~pard as shown by the prescence of 
solder on the bottom side of the pad. This pad was reflowed 15 
times using a hand held iron set to 600°F. Repair of a lifted 
surface mount pad is a technique which requires great skill and in 
many cases it may not be possible. For this reason, when 
performing surface mount repair, heating temperatures as low as 
possible should be used to avoid damaging the board or pad. 
4.9 Solder microstructure 
42 
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The micrograph in Fig. 3.14 shows a definite layer of Pb next 
to the intermetallic layer. This Pb layer will probably act as a 
diffusion barrier to the Sn from the solder. As Sn is depleted 
from the solder this barrier layer will grow and slow the 
intermetallic growth. 
higher Pb alloy solders. 
This is the mechanism at work with the 
From Fig. 3.15 we can see that the matrix of solder shows a 
much larger amount of Pb in the 40/60 case than in the 63/37 case. 
The use of higher Pb content solders should slow interrnetal 1 ic 
growth because of the scarcity of Sn in the solder. 
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s.o Conclusion 
The experiments detailed in this report have yielded some 
interesting results which are all applicable to surface mount 
• 
repair. 
1. The interrnetallic compound which appears during soldering is 
the~ phase Cu6Sn5 • cu3Sn only appears after solid state 
diffusion above 60°C. 
2. Growth of the intermetallic layer increases as the Sn content 
of the solder increases. Thus, in cases where fresh solder is 
needed during the repa~ process, a lower Sn content solder 
/ 
such as 40/60 should re used. 
3. High temperatures increase the growth rate of intermetallic 
growth and lead to charring of the circuit board and Cu pad 
debonding from the circuit board. Temperatures used during 
repair should be just high enough above the liquidus of the 
solder alloy to ensure complete reflow. 
4. The intermetallic layer reaches an initial thickness of about 
1.3 µm after the first 20 sec reflow step. This layer 
thickness remains essentially constant through ten reflow 
cycles and after that starts to grow more rapidly as diffusion 
takes over from interface disssolution as the growth mechanism. 
... . ~. '" ., .. 
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5. Removal of old solder after device removal leaves the 
interrnetallic layer intact. There is nothing to gain by 
removing the old solder and simple dressing of the solder pads 
before device replacement is a better solution. 
6. Heating with a hand held soldering iron leads to dispersion of 
interrnetallic through the solder. It may be best to avoid hand 
soldering because of the unknown effect of interrnetallic 
dispersion in the solder. 
7. Complete dissolution of the Cu pad can not occur during routine 
repair operations . 
• 
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6.0 Recommendations for future work 
The experiments conducted in this study have identified the 
effect of many variables present in the intermetallic growth 
process. While the results wil 1 help in perf arming reliable 
repairs, there are still other aspects of repair that must be 
examined. 
sections. 
These aspects will be addressed in the following 
6.1 Mechanical behavior of intermetallic compounds 
Intermetal 1 ic compounds are known to be brittle, but the 
mechanical behavior of interrnetallic compounds in solder joints 
needs to be investigated. Values of joint strength and fatigue 
resistance of solder joints would be helpful. Joint integrity 
' 
should be evaluated as a function of interrnetallic thickness, 
intermetallic phase present, and dispersion of intermetallic in 
solder as opposed to well defined layers. 
6.2 Refinement of repair process 
While intermetallic compounds are an important concern, they 
are not the only issue of importance in dealing with surface mount 
repair. Conformal coatings must be removed from the board before 
the repair operation and reapplied after. Equipment and techniques 
must be developed to perform accurate placement of small pitch a 
devices on the circuit board pads. Effective cleaning of the board 
assembly must also be performed. 
~ ... 
All of these areas need 
investigation before reliable and repeatable repair processes can 
be developed. 
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6.3 Non component repair 
While an understanding of the materials and repair processes 
should avoid problems during repair, situations are likely to arise 
in which the board will be damaged. Lifted bond pads, lifted 
circuit board conductive traces, and delamination of the board 
material itself can occur during repair. Reliable methods for 
repairing these problems need to be developed to avoid costly 
scrapping of boards. 
( 
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Appendix A 
A study of the equipment 
and processes involved in repair of surface 
mount printed circuit boards 
50 
-..i;..;" ;;,,. • 
Table of contents 
1. Introduction 
2. Repair philosophy 
3. Time and temperature 
a. Intermetallics 
b. Board damage 
4. Preparation for heating 
a. Conformal coating removal 
5. Heating 
a. Conductive heating 
b. Radiative heating 
c. Convective heating 
6. Component removal 
7. Preparation for replacement 
8. Replacement 
9. Cleaning 
11. Equipment 
12. References 
13. Appendix - Equipment features 
' ,. 
• 
51 
n 
Page 
52 
52 
54 
54 
56 
r 
. 
56 
57 
58 
59 
60 
61 
62 
63 
64 
65 
66 
67 
74 
77 
' 
surface Mount Repair 
The purpose of this report is to 
• examine the many aspects of 
surface mounted circuit board 
I 
repair. This aw i 11 be done by 
examining the necessary steps in the process and the implications 
of each step. After this overview, equipment available for repair 
will be evaluated. 
• Surface mount repair is a subject which has only recently 
begun to receive a lot of attention. However, as this board 
technology spreads, 
problem of I repa 1r. 
information gathered 
journals, proceedings 
industry will be forced to deal with the 
The content of this report reflects 
from many sources including 
• • engineering 
of technical conferences, equipment 
manufacturers, consultants, technical societies and organizations, 
and people currently working in the field. 
Surface mount 
electronics industry. 
Repair Philosophy 
technology 
Surface 
is quickly taking over the 
mounting I lS an attractive 
technology in today's era of ever shrinking board sizes and 
finished components. The small • size of the surface mounted 
components as compared to through hole components and the 
abandonment of through holes allow designers to place many more 
components on a given board. 
In many ways, surface mount technology seems to be a panacea 
for circuit manufacturing.problems. It allows the use of smaller 
boards and fewer board layers 1 which relate directly to reduced 
52 
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cost. The lead spacing, or pitch, of these new surface mountable 
packages ranges from 50 mil centers down to 10 mil centers. These 
fine pitches as compared to the usual 100 mil lead spacing of 
through hole devices allow high • pin count VLSI designs to be 
implemented without large impractical packages. In addition, 
circuit performance is improved because shorter paths of 
conduction reduce parasitic capacitance and inductance. 
Although all of these advantages simplify design and improve 
performance, they do nothing to avoid the usual repair occurrences 
that appear with circuit boards. It is inevitable that • 1n any 
batch of surface mount boards there will be a certain percentage 
that will fail at some point during their service period. As with 
through hole assemblies, we may routinely have to remove and 
replace components to restore defective boards to • service. 
Removal and replacement with through hole devices is a relatively 
simple process since all leads and solder joints are accessible 
from the back side of the board, thus facilitating the transfer of 
heat to reflow the solder joint. 
On the other hand, surface mount assemblies present a much 
more difficult repair situation. All leads are located on the 
. 
surface of the board and in the case of J leaded components or 
leadless packages, the solder joint is hidden from view under the 
component body. If we compound this problem with the increased 
c~'ntPonent packing density of surface mount boards, we have very 
little room between adjacent components to affect repair. At this 
point it • 1S 
J..C. ., 
. ' 
n..!1-,- .. ,, 
tempting to throw away a defective board and 
~ 
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rationalize that the cost savings from surface mounting makes up 
for this waste. However, circuit assemblies today can cost 
thousands of dollars and it would be foolish to scrap them because 
of one bad device. 
Although surface mount repair is more difficult than through 
hole repair, it is achievable with careful attention to detail and 
understanding of the situation. We can begin a discussion of 
repair by breaking the process into four subgroups: preparation, 
heating, removal, and replacement. Before we begin, it is also 
important to define two terms that are often misused in this 
field: repair and rework. Rework refers to corrections made to 
the board assembly before it ever leaves the factory. 
• It lS 
usually done to correct a defect from a recent factory assembly 
run. On the other hand, repair refers to corrections made to 
assemblies that were already functioning in the field before 
failure. 
Time and temperature 
The two most important parameters to consider throughout the 
entire repair process are: time and temperature. It is imperative 
that both the temperature of the board and the time it is exposed 
to this temperature be kept to a minimum. This has become a more 
important consideration for surface mount assemblies than it ever 
was for through hole assemblies because the surface mount lead 
design exposes more of the board and surrounding components to the 
heat of repair. 
Intermetallics 
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One reason for minimizing the temperature is to avoid the 
formation of intermetallics between the copper in the board and 
the tin in the solder. At elevated temperatures, these cu-Sn 
interrnetallics form at accelerated rates. If solder joints on the 
board see enough temperature cycles, it is thought that the Copper 
runners under the solder pads can be entirely used up to form 
intermetallics. These intermetallics are very brittle and lead to 
a solder joint with low reliability. Under applied stress, these 
intermetallic joints are susceptible to fracture. This 
• 1s an 
important concern in surface mounting since the solder joint 
provides mechanical support as well as electrical conduction. 
It has been found that 8-10% of the Cu on a pad is used to 
form intermetallics with each heat cycle the board assembly 
• 
experiences. Each repair cycle is composed of thr~e heat cycles, 
one for removal of the device, one for pad cleaning, and one for 
component replacement. For a typical board made with one half 
ounce of Cu per square foot, the 10 second removal step would 
I', 
remove 75u" of Cu from the pad. The five second pad cleaning step 
removes about 35u" of Cu, and a 15 second component replacement 
step removes an additional llOu" of Cu. This means that a board 
made with one half ounce of Cu per square foot can withstand two 
repair cycles before all of the pad Cu 
' lS used up • in 
intermetallics. Boards made from 1 oz. or 2oz. Cu can withstand 
six and twelve repair cycles respectively. It would then seem 
that the problem could be solved by using the higher Cu content 
boards. Howevever, the trend is toward the half oz. Cu boards 
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because they are cheaper, and because it is more difficult to etch 
closely spaced circuit traces with good definition in the thicker 
Cu. 
Board damage 
In addition to forming intermetallics, elevated temperatures 
can lead to board damage such as delamination or rneasling. This 
occurs when the high temperatures of repair cause the board 
material to outgas and form pockets of gas between board layers. 
When this occurs, a blister forms between layers of the board. 
Damage such as this is not allowed or repairable under the 
specification DOD 2000. If this problem occurs, the board must be 
scrapped. Therefore, we see how important it • lS to keep 
temperature and time to a minimum to avoid any board damage. 
Preparation for heating 
Keeping in mind the time and temperature concerns, we can now 
proceed with the first step involved in • preparing the component 
for removal. Assuming that we have already tested the defective 
board and identified the component needing replacement, we can 
begin to prepare the board surface for heating. The surface 
condition of the solder joint should be considered at the area of 
contact between the heat source and joint. Any surface oxide, 
coating or contaminant on the joint surface can form a barrier to 
heat flow. This is to be avoided since it will lead to longer 
exposure of the board to heat. 
Many circuit boards are covered with a thin protective film 
which protects it from environmental hazards such as moisture, 
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dust, and chemicals. This protective film is commonly known as a 
conformal coating since it conforms to the surfaces of the board 
and components. This coating must be removed before repair 
• since 
it can seriously impede the rate of heat transfer to the solder 
joints. In addition, desoldering through the coating can leave 
residues that make future soldering or recoating difficult to 
perform. Before attempting to remove a coating, it is helpful to 
know what it is made of. The most popular coatings in use in the 
industry today include 
epoxies, and parylene. 
acrylics, polyurethanes, silicones, 
Each material differs in solvent and 
chemical resistance, mechanical and electrical properties as well 
as usable temperature range. 
Conformal coating removal 
Acrylic, one of the most popular coatings, forms a 
thermoplastic film which • lS easily removed by a chlorinated 
solvent such as trichlorethane or methylene chloride. Urethanes 
can be dissolved by several different commercially available 
strippers. Silicone coatings cannot be completely dissolved by 
chemicals; however, they can be removed effectively by soaking • 1n 
a solvent which causes them to swell. After swelling, the coating 
can be brushed or cut off. Epoxy and parylene coatings present a 
removal problem since at this time chemical removal is not 
possible. Any chemical that would decompose these coatings would 
also attack the underlying board and components. Coatings of this 
type can only be removed using mechanical abrasion methods which 
must be carefully controlled to avoid damage to the board or 
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components. 
After we determine which coating we are dealing with, we must 
decide whether we will remove it from the entire board or from a 
local area surrounding the repair site. The industry is divided 
over this point. One argument for local removal is that the 
coating which has successfully protected the board 
• since 
manufacture should not be disturbed. Certainly with the more 
difficult to remove coatings such as epoxy and parylene the 
decision is easier since it would be impractical to remove the 
entire board coating by mechanical means. On the other hand, 
studies have been conducted by Humiseal Inc. which indicate that 
recoating after local coating removal can lead to poor coating 
integrity at the repair site. 
~ 
The study found adhesion of new 
coating over old to be more of a problem with epoxy and silicone 
coatings than with any others. 
After the coating is removed either locally or entirely, the 
board assembly should be cleaned to remove any residues left from 
the coating removal process. If left in place, residue can be 
baked onto the board in the suBsequent heating step. This can 
make later cleaning difficult or impossible. 
Heating 
After the board surface is cleaned, we are ready to apply 
heat to remove the component. There are three means of heat 
transfer to be considered in surface mount • repair: conduction, 
radiation, and convection. Conduction involves physically 
contacting the solder joint with a heating element such as a 
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• 
soldering • iron. Radiant heating is accomplished using lasers or 
infrared light sources. Finally, convective heating • lS 
accomplished with a flow of hot gas or air around the solder 
joints. With these methods it is easy to get heat to the solder 
joints in the I repair area. The difficulty arises in trying to 
keep heat away from surrounding areas. 
Conductive heating 
,Conductive heating offers an efficient heat transfer rate and 
and is also very economical to use. This process is very similar 
to the through hole desoldering process using a soldering iron. 
For surface mount assemblies, the soldering iron can be modified 
to resemble a tweezer with a heated tip on two sides. A tool like 
this is effective in removing two sided chip capacitors and 
resistors as well as two sided SOIC's. A more in depth discussion 
of tooling appears in the section on equipment at the end of this 
report. With this conductive method, it is essential that the 
soldering iron tip contact all of the solder joints so that they 
are all molten before removal is attempted. For this reason, all 
solder joints must be fluxed before applying a soldering I iron. 
The flux provides a medium for heat transfer between soldering 
iron and solder joint, and helps assure even heating of all 
joints. This approach becomes increasingly difficult with quad 
packs, and nearly impossible with leadless chip • carriers. Other 
heating methods lead to better results for removing such devices. 
Another conductive heating method involves heating the entire 
board on a hot plate or belt. In this fashion, all solder joints 
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on the board are reflowed. This total reflow makes multiple 
repair easy since the bad components can be picked off with a 
tweezer. However, the process is undesirable since good solder 
connections are reflowed and degraded by intermetallic growth. In 
addition, the reflowed assembly is fragile and prone to handling 
damage while in the molten state. This method is also limited to 
boards with components mounted on just one side. 
Radiative heating 
In • • examining radiative heating for 
• 
repair, we find that 
lasers provide precise control of the heat affected region. This 
is attractive because it minimizes exposure of surrounding solder 
joints to the heat of repair. The disadvantage of laser systems 
is that they are cost prohibitive with prices generally above 
$100,000. A more widely used radiative heating process involves 
infrared heating equipment. Actually this is not a practical 
component removal method b~cause most solder reflects infrared 
energy and the board itself absorbs it. This leads to unnecessary 
heat in the assembly. Despite the poor application of infrared 
heating to component removal, it is particularly well suited to 
placement of a new component. In order to protect the board from 
heat in this phase, the board is shielded and the component 
replaced with an IR absorptive solder paste. 
• lS 
Since many surface mount assemblies are manufactured using 
vapor phase soldering equipment, this equipment has been examined 
for repair applications. Unfortunately, this method is not well 
suited to repair. It is rarely used as it involves passing the 
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board assembly through a vapor phase machine which reflows all 
joints. The obvious problem with this approach is that the entire 
board will experience two extra temperature cycles leading to 
degraded solder joints. 
Convective heating 
The final, and most popular, heat transfer method we will 
examine is the convective process using hot air or gas. With :all I 
of the disadvantages of the previously mentioned approaches, hot 
air has emerged as the predominant form of heat transfer in the 
• 
repair arena. Hot air provides a non-contact method of heating 
components of any geometric configuration. It is relatively 
inexpensive to operate and if carefully controlled, heat can be 
localized to the area of repair with minimal effect on the 
neighboring solder joints. Hot is often used as the heat 
transfer medium for this process; however, an inert gas such as 
Argon or Nitrogen is often substituted to reduce oxidation on the 
surfaces being heated. 
The attraction of the hot air/gas method is that solder 
joints are evenly heated. Each joint is exposed to the same heat 
flow and should become molten at the same point. Even heating may 
not occur in cases where some pads are connected to large heat 
sinking planes in the board. When this occurs, some solder joints 
become molten after a specified time whereas the joints connected 
to a heat sinking layer remain frozen as they conduct the applied 
heat away from the joint and into the heat sink. Frozen solder 
\ 
joints can result in lifted pads during component removal. These 
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situations can be remedied by preheating the board to a 
temperature just below the melting point of the solder. A 
temperature of 170°c is often recommended in the literature. This 
temperature bias will allow all joints to come to the same 
temperature at nearly the same time. Preheating 
• lS also 
recommended to reduce thermal shock to ceramic board assemblies. 
If not preheated, ceramics have a tendency to crack on heating. 
Removal 
Removal is a process that is usually taken care of by the 
heating equipment. As we will see in the section on equipment, 
most hot air removal machines use a vacuum head to lift the old 
component off the board. In this configuration, vacuum is applied 
as soon as all leads have reflowed. Vacuum devices must be 
carefully calibrated to avoid pulling solder pads off the board in 
the event that all solder joints have not reflowed. It • lS 
imperative that care be taken not to remove any pads during the 
removal process since there is presently no readily available 
means for repairing a lifted pad on a surface mount board. 
For very small devices such as capacitors and resistors or 
small SOIC's, removal is accomplished by lifting the conductive 
tweezers used to heat the joints. Here again, care must be taken 
to avoid lifting pads under any non-molten joints. A simple • pair 
of tweezers is used for removing components reflowed by a hot 
plate. 
achieved 
• lS In the case of vapor phase reflow, component removal 
by • using a spring loaded device connected to the board 
and component as it travels through the vapor phase process. The 
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spring forces the component off the board once all solder has 
ref lowed. 
Preparation tor replacement 
When the solder becomes molten and the defective device 
• 15 
raised from the board, the leads of the device will leave behind 
small icicles of solder on each pad of the board. This solder 
• 15 
usually sufficient for 
• 
securing a new device to the board. 
However, the solder must be redistributed to uniformly cover all 
pads. The most effective means of achieving this involves an 
ordinary broad tipped solder • iron. After fluxing all pads, the 
iron tip can be quickly brushed over all pad surfaces. The 
surface tension of the solder will act to evenly distribute the 
solder to all pads. In the event that more solder is needed, it 
can be added with solder in paste or wire form. 
Some tool manufacturers have advocated complete removal of 
the old solder from the board. This procedure is not advisable as 
the removal of old solder and replacement with fresh solder has 
been shown to accelerate the formation of intermetallics. 
Intermetallic growth occurs at a fast rate when copper is exposed 
\ 
to fresh solder. As the intermetallic builds up, the rate of 
growth declines. In effect, the intermetallics in the old solder 
on the pads actually limit the growth of more intermetallic. 
After the pads have been prepared to accept a new component, 
the board assembly should be cleaned. At this point cleaning can 
be done with an ordinary vapor degreaser. This will remove any 
flux residue or contaminants on the surface of the repair site. 
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Placement of a new component should take place within an hour 
after cleaning. Beyond this time, the board can pick up enough 
moisture and contaminants to make a repair unreliable. 
Replacement operation 
After the board is prepared, replacement is merely a matter 
of placing the component on the board and accurately aligning all 
leads with their respective solder pads. Once the new component 
is placed on the leads, any soldering technique can be used to 
reflow the solder and secure the new component in place. As 
mentioned before, any method that reflows all the solder joints on 
the board is undesirable. 
By far, the most popular method of reattachment is hot 
• air. 
It is attractive because usually the same piece of equipment can 
be used to replace a component as was used to remove it. Hot 
provides localized heating which can quickly reflow the new 
component leads with minimal effect on n~ighboring solder joints. 
,;t 
The first major concern when placing a new component on the 
board is placement accuracy. Hand placement with a tweezer is 
often performed during • repair. This is possible because the 
solder is forgiving of placement inaccuracy. When reflow occurs, 
the surface tension of the solder acts to center gull • wing leads 
automatically on the pads and J leaded devices self align with a ~~. 
light tap on the board. This technique works well for components 
with 50 mil pitches; but, as lead pitches drop to 30 mils, 20 mils 
and smaller, this technique becomes impossible to use reliably. 
For any surface mount repair station, machine placement of 
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components is essential. Repair equipment should include a 
component holder and precision controlled stage that the user can 
adjust in the x, y, and O directions. A machine can offer much 
greater placement accuracy without the shakiness of the human 
hand. As lead pitches shrink smaller, it may also be necessary to 
use a microscope or video imaging system to help in the alignment 
process. 
Cleaning 
After the reflow operation, the board assembly must be 
cleaned to remove any flux residues on the board surface or under 
the component. Cleaning under surface mounted components requires 
some modification to existing through hole cleaning equipment. 
The problem with surface mounted parts is that component standoff 
can be in the range of dead flush to 8 mils off the board surface. 
While it • 15 fairly easy to get a solvent to enter under these 
components with small standoffs, it is much more difficult to 
remove the solvent from under the device. The leads and lead pads 
impede the flow of solvent from under the component, and this 
problem is worsening as surface mount pitches decline. 
Ultrasonic cleaning has been shown to be effective at 
cleaning under small standoff devices. Although this technique 
cleans well, it is banned in any military work because it can 
degrade the I wire bonds inside the chip package. An alternative 
approach involves a spray of pressurized solvent. Several 
manufacturers offer a setup which includes a fluorinated solvent 
in a vapor degreaser. The vapor degreaser also includes a nozzle 
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which shoots high pressure solvent at the board. It may be 
necessary to use a pressure as high as 400 psi in order to clean 
under the devices with the least board standoff. 
After the board has been cleaned and baked dry, it should be 
immediately recoated with a conformal coating. If left in the 
open air for more than about an hour, the board surface will pick 
up moisture and contaminants that will not allow a successful 
recoating. It is preferable to recoat the board with the same 
conformal coating it was originally coated with if it has been 
removed locally. The concern here is that the new coating must 
form a seal over the old coating surrounding the repair site. 
Coating with the same material usually gives the best adherence of 
new coating to old. Before sending the repaired board out of the 
repair facility, the assembly should be marked to indicate that a 
repair was performed. This will provide information in the future 
as to the number of heat cycles the board has experienced. 
Conclusion 
This report has shown that many factors must be considered 
when • • repairing a surface mount assembly. Careful attention must 
be paid to the parameters of time and temperature in order to 
assure a reliable • repair. Also, new equipment must be used and 
operators must be trained in the processes of 
• repair. With 
planning and attention to detail, repair of surface mount boards 
can be efficiently performed. 
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Equipment 
The body of this report has shown that surf
ace mount • repair 
requires special tooling to insure a re
liable, non destructive 
repair. With surface mount technology, an 
operator can no longer 
apply the standard broad tipped soldering
 iron to the board and 
efficiently remove a component. Surface m
ount assemblies 
• 
require 
more sophisticated equipment and a bette
r understanding of the 
repair process. This section will present 
a list of the necessary 
removal/replacement equipment for a complete
 surface mount 
facility. 
Conductive tweezers 
• 
repair 
Many repair scenarios will involve removal 
of small twn sided 
devices such as capacitors, resistors or sm
all outline integrated 
circuits (SOIC's). Package outlines of these package
 types are 
shown below. 
• 
G 
The most 
of this 
effective 
• 
removing devices tool for 
configuration is a tweezer type soldering ir
on like the ones shown 
below. 
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These irons are manufactured by many companies and really do 
not 
vary a great deal from one manufacturer to another. A listin
g of 
manufacturers can be found in Appendix B. This tool operates 
on 
the same principle as the old soldering iron often used in thro
ugh 
hole work. It provides conductive heating by actually contac
ting 
each solder joint. The tweezer design allows both sides of the 
component to be heated simultaneously, and when solder joints are 
molten, the tool can grip the device and lift it off the bo
ard. 
Used with a liquid flux, this tool supplies a fast rate of 
heat 
transfer allowing the operator to quickly heat the device and 
get 
off the board with minimal heating of the assembly. 
Replacement of devices can also be achieved with this tweezer 
assembly. It can be used to pick up a new device, position 
it on 
the board, and solder it in place. In the case of very s
mall 
devices, better results may be achieved by placing the devic
e by 
hand and holding it in place with a probe until the twe
ezer 
assembly can be applied to reflow the solder joints. 
When devices require more leads than the usual sore package 
can handle, the solution is usually a quad pack which has a row
 of 
leads along all four sides of the package. Some manufactu
rers 
offer a tweezer device that can heat a four sided pack
age. 
However, the tweezer 
I 
1S not an effective heating means when 
dealing with packages that have leads on more than two sid
es. 
With the increased number of leads in this configuration, 
it I 1S 
very difficult to contact every lead and assure uniform reflow
 at 
all sides. When we have leadless devices, the tweezers defini
tely 
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cannot be used to reflow the solder joints since direct contact 
cannot be made to the joints. 
Hot air/gas tools 
We must consider an alternative to conductive heating for the 
quad pack. In previous sections of this report we discus
sed 
radiative and convective heating. We finally decided that
 the 
most effective and economical heating method was convection usi
ng 
a jet of hot air or gas. It is clear that the centerpiece of a 
well equipped • repair facility should be a hot air/gas he
ating 
tool. These hot air machines are constantly evolving into 
more 
sophisticated forms. During the course of this study, several 
new 
machines have been introduced. Features of the twelve m
ost 
efficient machines are summarized and compared in the chart 
of 
Appendix A. The following discussion details the most impor
tant 
features available on a hot air repair terminal. 
The first feature of these machines is the ability to use air 
or an inert gas such as Argon or Nitrogen. An inert gas 
• lS 
usually desirable for heating solder joints since it will limit 
oxidation of the exposed surfaces. When room air is used for 
the 
heating process, the high temperature and supply of oxygen 
can 
quickly form an oxide film on the solder and leads which makes
 a 
joint more difficult to solder. All of the hot air machines 
evaluated were capable of using air or gas as the heating medium
. 
Directed heat 
Another important feature of a hot air repair tool is a heat 
head that directs the flow of gas at the componen~ to be removed.
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This setup involves changing the heat head each time a different 
sized component appears on the repair bench. Heat heads are easy 
to change, and this is usually not a problem as a typical repair 
facility will often remove and replace many components of the same 
• size. 
One manufacturer, SRT Technologies, offers a heat head that 
never needs to be changed. Their design is called a programmable 
matrix heater and consists of an array of 224 heating tubes 
arranged • in a 15 X 15 grid on 0.100 inch centers . Gas flows 
through all of the tubes, and with micro processor control, the 
tubes can be individually energized to heat the gas passing 
through them. With this machine, a heat pattern corresponding to 
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the leads of any device up to 1.4 inches square can be generated. 
Placement accuracy 
The next point to consider when evaluating a hot air machine 
is placement accuracy. Many times, the hot air machine will be 
used to solder a new component onto the board after the old 
component has been removed. If this is the case, then it 
• 1S 
important to find a machine with good placement accuracy. As 
mentioned before, the human hand and eye are not accurate enough 
to place fine pitch devices. 
Good placement accuracy begins with a precision X-Y-0 table. 
This is a fixture that firmly holds the circuit board in place, 
but allows the board to move along the X axis, Y axis or in the O 
direction via control knobs. Machines that do provide motion 
• 1n 
the O direction either allow the board carrier to rotate or the 
heat head to rotate. This feature accomodates components that are 
skewed in relation to the X and Y axes. Also, the theta rotation 
is a valuable feature if components have been epoxied in place 
before soldering. If epoxy is under the device, the hot gas can 
be used to reflow the solder, and then the board or component can 
be rotated in the theta direction to shear the epoxy bond. 
Surface mounted devices will self align on the pads provided 
they are placed on the pads somewhat accurately. Devices with 
leads on 50 mil centers require that at least 50% of the pad be 
covered by the lead for self alignment to occur. When lead 
spacings shrink to 25 and 15 mils, the pad coverage must 
• increase 
to 75 and 90% respectively in order to depend on self alignment. 
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Since alignment is so critical, it may also be helpful to 
have a microscope or video inspection system in addition to the 
X-Y-0 table. The vision system will magnify the lead-pad matchup 
and help the operator accurately position a new device. A 
magnifying • • v1s1on system is an essential option if lead spacings 
of 40 mils or smaller will be encountered. Some manufacturers also 
offer a power X-Y table that smoothly adjusts the boards position 
using electric stepper motors and a joystick control. This may 
offer slightly improved accuracy and ease of use. 
Microprocessor control 
The most expensive machines offer micro processor control of 
the repair operation. Equipment such as the Ungar 4800 automates 
the process so that the operator only needs to place a board 
• 1n 
the carrier and align the heat head. The tool will remember this 
"target site" for the replacement operation. With the press of a 
button, the heat head will descend and heat will be applied. 
Heating will continue until reflow is sensed and the device 
• 1S 
lifted off the board with a vacuum system. Heat time can also be 
preset. The tool will discard the old component, pick up a new 
component and resolder it onto the board with stops in between for 
inspection and cleaning of the board if desired. 
The advantage of microprocessor control is that the repair 
proce1s can be repeated reliably time and time 
• again. The 
microprocessor can monitor and adjust the board temperature with a 
closed loop temperature control system. This avoids the danger of 
overheating due to operator error. Machines such as the Ungar 
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4800 and SRT-100 allow storage of up to 100 user defined 
programs. Each program is specific to a component encountered in 
the repair shop. The program contains information such as preheat 
and reflow temperatures, heat times, and gas flow rates custom 
tailored to a specific component. These programs can be called up 
to guide the machine through a removal and replacement sequence 
for any component encountered. 
With microprocessor control, very little operator skill 
I 
1S 
required. The operator need only be present to move a board to 
and from the work stage. The drawback to 
I 
microprocessor driven 
machines is their high cost as the chart in Appendix A shows. 
Good quality machines can be purchased for much less, but 
operators must be trained to use these machines effectively. They 
must understand the importance of minimizing exposure time to high 
temperatures, and the need for placement accuracy. 
The chart in Appendix A • summarizes the features of the 
leading dozen hot air repair terminals. Choosing a machine 
• 1S a 
matter of balancing cost and training. Any of the machines listed 
will provide satisfactory results if used properly and with a good 
knowledge of the process. The extra money invested in a machine 
usually involves controls such as a • microprocessor, closed loop 
temperature control, or video1 imaging system. These features add 
to the repeatability of the repair process. The purchaser must 
decide whether this repeatability is worth the price. 
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Appendix B 
An evaluation of the Wenesco Dragon 
hot air repair terminal 
for surface mount devices 
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In the report contained in the previous appendix, standards 
for evaluating hot air repair terminals were laid out and several 
machines were compared. The information for this report was 
gained mainly through technical articles, vendor literature, and 
the opinions of consultants in the field. After this report was 
completed, the Tobyhanna Army Depot kindly lent a Wenesco Dragon 
hot air repair terminal to be used for research purposes. This 
was a great opportunity to test p repair tool in real world 
situations and thus evaluate its suitability to repair. Some of 
the vendor information on the product is included with this 
report. 
The Wenesco tool is a large stand alone unit which holds a 
circuit board in place in a frame which can be adjusted in the x 
and y directions by means of a micrometer adjustment knob. The 
machine uses either heated air or a protective gas to reflow the 
solder joints. The air flow is directed only along the leads at 
the perimeter of the device by a heat head with baffes around the 
edges. This should minimize the effect of the hot air on 
surrounding joints. These heads are sized to fit exactly around 
a specific sized device. Many different sizes are included and 
they were very easy to change. 
The machine also has a vacuum pickup device in the center of 
each heat head. This supplies vacuum to raise the device once 
reflow of the joints has occurred and the amount of vacuum is 
adjustable. An optical microscope is supplied for observation of 
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the solder joints during the operation. Hot air flow and vacuum 
can be controlled either by a foot switch or a timer. 
After practicing with many surface mount boards, I became 
familiar with the task of desoldering with the hot air terminal
. 
It is a technique which does take some time to master and the 
machine does have its limitations. It is clear that a training
 
course in SMT soldering would be essential for all repair shop 
personnel. With the work I did, the machine performed well at 
desoldering with a hot air flow that was sufficient and easy to
 
adjust. The temperature control was also easy to adjust over a 
large range of temperatures and could be accurately monitored 
through an LED readout. The vacuum pickup also performed its ta
sk 
well. 
While the Wenesco tool performed desoldering well, 
resoldering with the tool was not as easy to perform. Placemen
t 
of the new device on the proper pads was complicated by mechani
cal 
rails that do not always hold the board securely in place. If th
e 
board is held securely the rails can be adjusted in the x and y 
directions fairly easily although it is difficult to judge when 
alignment is achieved with the supplied microscope. A video 
system might make this task easier. 
The machine is supposed to accomodate skewed devices with a 
heat head which can be rotated. However, the head rotation 
feature was very difficult to adjust and hold in place. Once the 
head was rotated it tended to snap back out of alignment during 
use which ·was quite frustrating after struggling to align device
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leads to pads. 
The packages I worked with were J leaded quad pack devices on 
50 mil centers and they were difficult to accurately place with 
the Wenesco Dragon. With smaller pitch packages, a successful 
repair would be very difficult to achieve with this machine. A 
more secure board holder with finer adjustment, a smoother head 
rotation mechanism, and a better system for viewing the placement 
of the device on the pads are necessary to make this a reliable 
tool for repair. 
I 
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wenesco 
DRAGON 
WENESCO DRAGON 
J 
SHOWN WITH CUSTOM PLACE 
XV TABLE AND MICROSCOPE. 
WENESCO INC. 
BOX 59303 
CHICAGO, IL 60659 
(312) 973-4430 
0 
Al .. ING 
Th,e Wenesco Dragon is a fresh approach to placement, 
removal and replacement of surface mounted devices. 
This sophisticated yet "user friendly" machine, incorporates 
unique features - NOT available elsewhere. 
- ·- --
• ' - . 
·. _} 
l 
REPRESENTED BY 
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WENESCO "DRAGON" SPECIFICATIONS 
-Wl:NEBCO 
ORAOON 
,... 
·' 
• Maximum Board Size: 24x18. 
• Dimensions: 
36Wx24Dx24H. 
• Utilities: 120V, 2200W, 
50-60 CPS. 
• 80 Lbs. Compressed Air. 
• 50 Lbs. Nitrogen Gas 
(optional). 
• Weight: 270 Lbs. 
Automatic Mode 
Desolder 
1 Timed Hot Gas Duration. 
2 Automatic Extract. 
3 Push Button Ejttct. 
Resolder 
1 Timed Hot Gas Duration. 
2 Timed Chip Cool. 
3 Automatic Re/ease. 
ALL FUNCTIONS MAY BE 
MANUALLY INITIATED. 
MICROSCOPE with 10x-20x 
power, including built in 
halogen lamp, rotates 270° to 
assist your exact placement of 
the new component. 
7 { 7 
L I 
L_ 7 L 7 
AUTO EXTRACT- in desolder 
mode, chip is pulled off PCB as 
soon as solder melts. An Al R 
STREAM TIMER permits an exact 
preset duration of hot air prior to 
extract. This feature assures 
sufficient remaining solder for 
resoldering. 
0 
0 @ @ 0 0 
0 
-
·--- -
0 
@ 0 t] --
0 
HEAD TWIST FEATURE permits 
adjustment of head angle for lifting 
"askewed" devices. It may also allow 
"shearing·' of adhesive mounted 
components. 
DDOOJ DD--,,, ,,, 
. . , , , ( 
0001 111 0 
______ Jl•L-, 
t I .[ . J .J 
--------
"CUSTOM PLACE" TABLE-A WENESCO 
EXCWSIVE-moves on Thomson rods in BOTH the· 
X ANo·v axis. After you move the board to its· 
approximate final position, use "MICROADJUST"for 
simple and extremely accurate final positioning. 
This unique feature is a must when replacing high 
lead count components. 
. . . 
--
• 
..... 
~. 
r: 
~ 
-
-
I 
0 O 
0 0 
------
0 
t - I 
..i 
!. . i ' . 1 j t · ·· I 
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BOTTOM PREHEAT thermocouple 
senses actual board temperature. The 
board is constantly monitored and 
proportion controlled at set point, 
virtually eliminating overheaU Turn 
thermostat to zero and you have 
"BOTTOM COOL". 
AUTOMATIC HOOD WARM 
UP eliminates guess work on 
hood temperature prior to 
operation. 
/ 
... 
-
I 
-~ 
• 
. FOCUS SHROUD - --
1--
----SUCTION cup---__;~---------
CHIP---
VACUUM PICK UP WANO 
MICROSCOPE with 10x-20x power, including built in 
halogen lamp, rotates 270° to assist your exact placement of 
the new component. 
SPECIAL 
CHIP CLIP has 
adjustment feature for 
use with many ceramic 
SMDs which have wide 
variations in body 
dimensions. 
Please consult factory 
for further information. 
" 
J 
.. 
-- ·-. 
"' 0 ] 
" 
CUSTOM STAND includes a locking cabinet. (Specify work 
height when ordering). 
-
···-··-............... ..... A.4 
COMPOUND FOCUS HOODS - ANOTHER WENESCO 
EXCWSIVE - have an accurate pilot to contain the chrp. ar, 
outer shroud to direct the hot air flow. and a vacuum system 
which pulls the component 1/e" off the board after the solder 
has melted. Standard focus hoods are listed below. Special 
sizes are easily furnished. 
FOCUS HOODS 
MODEL I 
F20P 
F28P 
F44P 
F52P 
-
F68P 
F84P 
FOBS 
F14S 
F16S 
F20S 
F24S 
PREHEATER TIMER 
with buzzer to replace 
thermostat and probe -
for pre-determined 
preheat requirements 
instead of constant 
control of PCB 
temperature. 
FOR I D •. 002 • • - .002 
20 pin PLCC .353 X .353 
28 pin PLCC .453 X .453 
44 pin PLCC .653 X .653 
52 pin PLCC .753 X .753 
68 pin PLCC .953 X .953 
84 pin PLCC 1.200 X 1.200 
8 cin SOIC .158 X .19. 
14 pin SOJC .158 X .34, 
16 pin SOIC .158 X .39• 
20 pin SOJC .299 X .51: 
24 pin SOIC .299 X .614 
HALOGEN LAMP AND 
2X MAGNIFIER with 
magnetic base. 
1:1121 973.4430 
I 
I 
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-
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-
-
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-
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' J'VrEN!ESCO ''!lRAGON'' SPEC~F8C~TIONS 
-
«iTANDARD EQUIPMENT 
• AIR STREAM THERMOSTAT accurately controls 
nitrogen or compressed air temperature. 
• AIR STREAM TIMER permits an exact preset 
duration of hot air prior to extract. This 
feature assures sufficient remaining solder for 
resoldering. 
• AIR STREAM HEATER ELEMENT PROTECTION 
permits switching hot air on or off without 
damage to heating element, or delays in 
operation. 
• AIR OPERATED EJECTOR SWITCH permits 
forced air to assist ejection of SMD from 
focus hood. 
• HEAD TWIST FEATURE permits adjustment of 
head angle for lifting "askewed" devices. It 
may also allow ·'shearing" of adhesive 
mounted components. 
• VACUUM PICK UP WAND for easy insertion of 
new chip into focus hood. 
• BOARD HEATER thermocouple senses actual 
board temperature. The board is constantly 
monitored and proportion controlled at set 
=nt, virtually eliminating overheat!! 
• AIR STREAM INDICATING FLOW CONTROL for 
presetting optimum CFM for each focus hood. 
0 
OPTIONS 
[r) J 0 
[QJ [J (If 
0 
* MAXIMUM BOARD SIZE: 24 x 18. 
* DIMENSIONS: 36W x 240 x 24H. 
* UTILITIES: 120V, 3100W, 50-60 CPS 
80 LBS. COMPRESSED AIR 
50 LBS. NITROGEN GAS (optional). 
• (J 
0 0 
0 ,') 
0 
CHOOSE EITHER STANDARD OR "CUSTOM PLACE" XV TABLE. 
STANDARD TABLE moves on 
precision Thomson rods and 
bearings on the X axis. Boards are 
held in "V" grooved board carriers 
and may be moved on the "Y" axis 
within the grooves. Stops are 
furnished to lock boards in the 
selected position. 
~----------- ·MICROADJUSr 
MORE ON OTHER SIDE 
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''CUSTOM PLACE'' TABLE-A 
WENESCO EXCLUSIVE-moves on 
Thomson rods in both the X and Y 
axis. After ~~mmre the board to its 
approximate final position, use 
"microadjust" for simple and 
extremely accurate final positioning. 
This unique feature is a must when 
replacing high lead count components. 
, , 
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-s 270° to assist your ex c 
co pan nt. 
• CO POU D FOCU HOOD- - ANOTHER 
WENESCO EXCLUSIVE - have an accurate pilot to 
contain the chip. an outer shroud to direct the hot 
air flow, and a vacuum system. which pulls the 
component 1/e" off the board after the solder has 
melted. Standard focus hoods are listed below. 
Special sizes are easily furnished. 
• AIR STREAM THERMOSTAT accurately controls 
nitrogen or compressed air temperature. 
____ ) 
• AIR STREAM TIMER per~ its an exact preset 
duration of hot air prior to extract. This feature 
assures sufficient remaining solder for resoldering. 
- --
-
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-
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I 
or no 
• 
. 
I 0 io _ of · 
• AD WI U permits adj tment 
h d ngl,e for lif i g "as wed devices. U may 
al'low shear·ng · of adh ive mounted compone 
• VACUUM PICK UP WAND for easy insertion , 
new chip into focus hood. 
• BOARD HEATER thermocouple senses actual 
,board temperature. The board is constantly 
monitored and proportion controlled at set point, 
virtually eliminating overheat!! 
• AIR STREAM INDICATING FLOW CONTROi 
for presetting optimum CFM for each focus hood 
MAXIMUM BOARD - 24" x 24" 
MAXIMUM CONNECTOR - 16 '' x 1" 
ELECTRICAL - 9000W, 240V, JPH . 
AIR - 80 LBS., 10 CFM (50 LBS. NITROGEN OPTIONJ 
OVERALL SIZE - 72"L, 24"H, 30"0 . 
LEAD THAU FEATURES--------
• PREHEATER with surface probe to automatically • LINEAR SOLDER FLOW CONTROL. 
control the board temperature. 
• SOLDER TEMPERATURE CONTROL. 
• SOLDER FLOW TIMER. 
• SOLDER FLOW FOOTSWITCH. 
• TIMER DISABLE SWITCH. -l 
• BLOWOUT FOOTSWITCH. 
• SOLDER DRAIN VALVE. • 
A wide variety of nozzles and blowout heads are avail.able to suit IC's, connectors, pin grid arrays, and 
special packages. 
Options, focus hoods, nozzles and blowout heads are listed on SMD and LEAD THAU pages. 
• 
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Introduction 
A printed circuit is defined as an electrically condu
cting 
path reproduced on an electrically insulating medium. 
The 
conducting path is most often made of Copper, but can
 also be made 
of Aluminum, Nickel, or Kovar. Composite materials a
re used for 
the electrically insulating medium that supports the 
conducting 
path. 
A typical electrical circuit has many components suc
h as 
resistors, capacitors or packaged Silicon chips interc
onnected 
with Copper conductors. The composite material used 
in the 
circuit board provides a strong support for the many 
delicate 
conductor paths. In addition to mechanical support, 
the composite 
material electrically isolates closely spaced conduct
ors. 
In a simple printed circuit board, a layer of Cu cond
uctor 
can be bonded to one side of a composite support laye
r. More 
complex designs can be fabricated by applying Cu cond
uctor traces 
to both sides of the composite substrate. The two lay
ers can be 
interconnected where desired by drilling holes called
 vias through 
the board and interconnecting the two layers of condu
ctor. 
As the number of interconnections in a printed circui
t 
~ 
increases, so does the space needed to make these 
interconnections. With todays advanced designs, board
s with 
conductors on one side or two sides would soon become
 very large. 
Since the electronics industry is constantly striving
 for smaller 
finished products, the trend in circuit board technolo
gy has been 
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toward multi layer boards (MLB's). A multi layer board consists 
of many single sided or double sided printed circuit boards 
laminated together. In effect, a large board can be divided into 
smaller sections and stacked up to make a more compact board. The 
insulating properties of the composite support allow this multi 
layer fabrication to take place. 
Since multi layer printed circuits are so important in the 
electronics industry today, this paper will examine the 
fabrication of multi layer boards. Resin systems and reinforcing 
material used will be discussed, and the lay up procedure used in 
manufacturing will be detailed. Finally, a discussion of problems 
encountered in the process will conclude the report. 
I Resins 
The most common resins used in circuit boards are epoxy 
resins and phenolic resins. Epoxy stands out as the front runner 
because it has excellent mechanical, thermal, chemical, and 
electrical properties. It is nearly indestructible except by high 
temperatures and oxidizing acids (l]. It has a maximum service 
0 
temperature of about 275 C. .. 
Epoxy resin is available in a fully cured ''C" stage or in a 
partially cured ''B" stage which is useful for making prepregs. 
The resin is usually used in amounts ranging from 35-60% resin by 
volume. In addition, epoxy is available in a flame retardant 
form. This is achieved by replacing some of the functional groups_ 
in the resin with Br or Cl. 
The glass transition temperature (Tg) of epoxy resin ranges 
90 J 
from about 120-175°c depending on resin blends (2). At this point 
it will be helpful to digress and explain the significance of T a 
on circuit board fabrication. As mentioned above, internal layers 
of conducting traces in the board can be connected to the surface 
of the board by drilling holes in the board and electroplating the 
inside of the holes with Cu as shown below in Fig. 1. This 
plating is bonded to the cu conductor at the desired level and to 
the non conducting resin at other levels. Now if we consider the 
Tg of the resin material, we have a significant restriction. When 
the glass transition temperature is reached, the coefficient of 
thermal expansion (CTE) in the z direction becomes dramatically 
higher as shown below in Fig. 2 (3]. 
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Fig. l - Plated through holes 
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Fig. 2 - Ther:ial coefficient of expansion 
(Lea) 
This means that the cu plating in the drilled holes can be put 
under stress sufficient to crack the through hole plating. This 
can result in open circuits between internal traces in the board 
that should be connected. Also, as the T9 of the resin is 
exceeded, it becomes much easier to pull the cu traces off the 
resin base when soldering components to the board. 
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A popular alternative to epoxy resin is polyimide resin. It 
has a Tg of about 2so-210°c. This is well above the molten solder 
temperature of about 183°c, so polyimide avoids z-axis expansion
 
and cu delamination problems. The drawback to polyimide is its 
high cost and the suspicion that it is a carcinogen. 
There are several other resin types available, but epoxy is 
the work horse of the industry because of its low cost and 
adequate properties. Cyanate ester resin is a new material on 
the 
horizon with promising properties [4]. In the past, such 
materials as silicone, polyester, and Teflon have been used as 
• 
resins. 
Reinforcement 
The most widely used reinforcement in printed circuit boards 
is glass fibers woven into a cloth. To form a cloth, fibers wi
th 
a diameter of 9.6 mare twisted into bundles to form a thread. 
The threads normally have either 408 or 816 fibers, twisted one 
full turn about every 3-5 cm. The threads are woven into a cloth
 
by orienting the fibers at 90° to each other. One direction of 
thread is known as the warp direction while the other direction 
is 
~ 
known as the weft direction. There are two types of glass fabri
c 
commonly employed in printed circuit board fabrication. One typ
e 
consists of 408-fiber thread for both the warp and weft directio
ns 
with 17 threads per cm running in the warp direction, and 13 
threads per cm in the weft direction. The second type of glass 
i 
fabric has the 408-fiber thread at 17 threads per cm. in the war
p, 
D 
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and the 816-fiber thread at 9 threads per cm. for the weft (5]. 
Once the glass cloth is formed it is treated with an adhesion 
promoter to form a good bond between resin and fibers. Primers 
and chemical coupling agents are the two types of adhesion 
promoters commonly available. Primers promote adhesion by 
providing a boundary layer of adhesive around the glass filaments. 
On the other hand, chemical coupling agents such as silane promote 
glass to epoxy adhesion by providing chemical bonds to both the 
inorganic glass and organic resin materials. The chemical 
coupling agent is usually preferred over the primer because it is 
more effective in limiting the wicking of moisture and chemicals 
along glass fiber bundles [6]. After the glass cloth is treated 
it is passed through a vat of resin. It can then be cured under 
heat and pressure to form a "C" stage substrate ready for 
lamination of Cu, or it can be partially polymerized and left as a 
"B'' stage prepreg. 
Kevlar fibers have lately begun to replace glass fibers in 
some applications. Kevlar fibers are attractive because they have 
a negative coefficient of thermal expansion. Using these fibers 
can be effective in lowering expansion of the composite circuit 
board material. This is desirable in high dellsity electronic 
circuitry which now often has ceramic packaged integrated circuits 
mounted on the surface of the board. Instead of anchoring devices 
in holes through the board, these new designs have no leads and 
are soldered to pads on the board surface. Since the glass filled 
epoxy board expands with heat at a different rate than the ceramic 
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package, a great deal of stress can be applied to the solder 
joint. This can cause premature thermal fatigue failure at the 
solder joint. The Kevlar reinforced board has a much lower TCE 
than the glass reinforced case as shown in Table 1. This lower 
TCE can lead to more reliable solder joints. 
Another interesting approach to solving the thermal mismatch 
problem is to use a metal core of Invar (64% Fe, 36% Ni alloy) 
sandwiched between two layers of Cu. Epoxy glass printed circuit 
layers can then be laminated over this Cu-Invar-Cu core as shown 
in Fig. 3. 
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Fig. J - Cu-Invar core board (Mullen) 
The low TCE of the Invar will restrain the circuit board from 
expanding with heat. Since the TCE of the cu is high, the overall 
TCE of the board can be adjusted by varying the thickness of the 
cu and Invar layers. 
Board classifications 
Circuit boards are classified into several categories based 
on resin type used and form of reinforcement. Table 2 summarizes 
the most commonly encountered types of boards. About 80% of the 
boards used in the industry are made with epoxy resin and glass 
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reinforcement. They are classified as G-10 and FR-4. The 
difference between these two classifications is that the FR-4 is 
fire resistant. 
Lamination 
Printed circuit boards are made by bonding a thin foil sheet 
of cu to one side or both sides of a composite substrate. Using 
photographic techniques most of the cu is etched away with a 
chemical solution to leave the desired pattern of Cu conductors on 
the surface of the board. When a multi layer board is desired, 
each layer is made separately by this photographic technique and 
then the individual layers are laminated together using "B'' stage 
prepreg sheets. Multi layer boards can have as many as 40 active 
-
circuit layers laminated together. 
When laminating many layers together, it is important to have 
good layer to layer registration of circuit patterns. This is 
because interconnections will later be made between layers by 
drilling and plating. Since the conducting traces are very small, 
it is important to align them in order to interconnect the proper 
areas. Alignment is achieved by laying up the board layers on a 
frame that has several registration pins which match several holes 
in the board. 
The lamination press is usually made of steel because the TCE 
of steel is close to that of the board materials (7]. A typical 
lamination press is shown in Fig. 4. The press consists of a 
heated press platen and lamination fixture with registration pins. 
A mold release paper is inserted between the lamination fixture 
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and laminate to allow easy removal of the finished laminate. 
finished circuit layer is layed up il1 ·Ll1~ pr~bs wiLl1 :::ttv~.1.c:tl 
layers of "B" stage prepreg between each "C" stage layer. A 
general rule of thumb is that at least two sheets of prepreg 
Each 
should be used between layers with one extra sheet for each 2 oz. 
of cu used in the circuitry of a layer. Many manufacturers 
oxidize the Cu conductor on the "C" stage layers before layup (8]. 
This is believed to create a stronger Cu-resin bond because of 
increased surface area and bonding of resin molecules to the 
Copper oxide. OOZ IN Tl<X SH(EfS 
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Fig. 4 -·Typical laQinating press and layup 
(Grondahl) 
After lay up, the stack is heated under pressure. There are 
many variations in heati~~-a~d pressure sequences from one 
',,. ) 
manufacturer to another, but a time - temperature cycle is shown 
in Fig. 5 for an epoxy-glass laminate. 
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F. s - ,...,o stage lamination cycle lg. .A• 
(Grondahl) 
Typically, as the figure shows, there is an initial stage where 
applied pressure is low (2-25 psi.) When a high temperature of 
300 - 450°F is reached, a pressure of about 500 psi is applied. 
The high pressure is necessary to force resin into a1.l voids 
between etched Cu traces. Finally, there is a cool down stage 
also under high pressure. 
Drilling 
After the laminate is removed from the mold, it is drilled to 
form component mounting holes or surface mount bonding pads. In a 
multi layer board, these holes can penetrate through as many as 40 
active circuit layers. For this reason, the inside of the holes 
must be plated with Cu so that the trace on the desired level is 
electrically connected to the hole that appears on the surface of ~ 
the board. 
Drilling of the board leads to areas of local heating which 
can actually melt the resin. When the resin is melted over the 
inner surface of the hole, the edges of internal Cu conductors in 
the board can be covered with resin so that the plating cu does 
not make contact with the desired conducting trace. This 
condition is known as smearing. Before plating of the inside of 
the hole, the smeared resin must be removed. 
• • Desmearing is 
achieved with a solution of sulfuric acid to remove smeared resin 
and hydrofluoric acid to etch back exposed fiber ends (9]. 
Usually the board is baked before plating to remove these cleaning 
.materials. Plating is performed with an electroless cu method in 
which a catalyst is used to sensitize and activate the 
97 
' 
., 
., 
nonconducting resin in the drilled hole to receive metal ions from 
the plating bath. 
Lamination Defects 
The lamination process has many variables which all must be 
optimized to produce a quality laminate. Careful preparation is
 
essential because a significant amount of time and money has 
usually been spent preparing the circuit layers prior to 
laminating. A mistake in lamination can lead to delamination 
between layers, voids in the laminate, or registration shift of 
the conductive traces. Defects such as these usually lead to 
scrapping of the entire board. 
Proper adhesion of the layers depends on a clean, dry 
laminate surface. For this reason, the finished ''C" stage layers 
·. / 
should be cleaned with a chemical solvent and a mechanical scrub
 
before consolidation [10]. After cleaning they should be baked to 
remove any moisture absorbed during cleaning. 
Care must also be taken with the "B'' stage prepregs. They 
should be stored at a temperature below so°F to minimize the 
polymerizing reaction. The "B'' stage prepregs are also very 
sensitive to moisture, solvents, dirt and oil. They should be 
handled with gloves and placed in a vacuum chamber to remove 
volatiles prior to la~ up [11]. Volatiles or moisture in the 
prepreg will lead to delamination along the bond line. 
After the layers are adequately prepared, the operator must 
be concerned about the pressure cycle of the laminating press. 
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Applying high pressure too early can lead to excess resin squeez
e 
out and resin starvation at the bond line where it is needed for
 a 
strong adhesion layer. On the other hand, if high pressure is 
applied too late, the resin can be too viscous and this leads to
 
air voids or registration shifts of the aligned conducting layer
s. 
Another critical parameter of the press is the uniformity of 
temperature. Local variations in temperature in the surface of
 
the laminating platen can lead to voids in the finished product.
 
Care must also be taken to see that the surface of the platen is
 
free from scratches, dents, or foreign matter that could lead to
 
an irregular surface in the laminate. 
Conclusion 
After examining the fabrication steps involved in building 
printed circuit boards, it is clear that the technology would no
t 
be possible without composite materials. A circuit board is an 
excellent composite combining conducting and non conducting 
materials as well as strong materials and fragile materials. A 
considerable amount of effort and attention to detail is required 
for the process; however, the finished product is truly a 
remarkable engineering accomplishment. 
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Board Materla: 
Epoxy Fibergf ass 
Polymide K..~lar 
Polymide Quartz 
Alumina (Cermic) 
Copper-lnvar-Copper 
Compliant Layer Substra!e 
Epoxy Kevlar 
Composite Metal Foil MLB~ 
Table 1 - TCE for various board materials· 
TCE (ppmrC) Advantages 
12-16 Substrate size. weioht. mosr common available 
uoard material. conventional PWB proctsSing 
4-8 Substrate size. weight. repairability, usts 
conventional PWB processino and matches TCE 
of <%ramie 
6-8 Size. v.-eight. repairabiliry. good dielectsic 
proper1ies. conventional PWB processing 
techniques. CTS match 
6.5 E;caclly malches TCE or ceramic chip carriers. good 
heat thermal conductivity 
6.4 TCE of ceramic, excellenl lhermal conductivity. 
inherent ground plane, EMVRFI shielding 
Note 1 Substrate size. repairability, oood dielectric 
properties, TCE march lo ceramic through ceramic 
through compliant layer 
6-8 Substrate size. weigh~ repairability. STE rmrch. 
conventional PWB processing techniques 
Nole 2 Substrate size, repairability. uses conventional MLB 
processing techniques, provides good TCE match 
Dlsacfvanlages 
Poor rhennal ~ TCE ~ good 
match to Tl~ PlCC bt.d poor for aramic 
DiffiaiU lo madlint, high cost 1?Sin microcradino 
and water adsorption 
Oitticufl to drill ~ availability 
Weight cost fragility, "<llJires Ulick-film screening 
processing. runired substrate sitt 
Some ""ight iocrease. requires lhidt·film 
screening Proc!SSing 
Poor thermal condudivitt still in 
development stace 
Resin microcracking after temp cyde and 
water adsorption 
Available only for MLS's, not commonly availabf e 
Noles: 1. Compliant layer confonns lo TCE of the ceramic chip carrier and to base PWB material 
2. Substitutes copper-clad invar foil for PV/R and GND planes used in mufti-layer boards. The copper-dad invar supp fies TCE compliancy.
 
• Table 2 Common Types of Laminate for Rigid PCBs • 
• 
Resin Reinforcement Classification 
. . 
paper 
cotton 
sheet 
fabric 
j sheet 
l fabric 
j fibres 
l cloth 
FR-2, X, XP, XX, XXP, XXX, XPC, etc. 
• • 
• 
• 
· phenolic 
• amino 
(melamine) 
epoxy 
alkyd 
(polyester) 
silicone 
asbestos · 
glass 
nylon 
{ ;lass 
j pap~r 
l glass 
glass 
glass 
fibres 
-
cloth 
sheet 
cloth 
mat 
cloth 
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C,CE,L,LE . 
A 
AA 
G-2 
G-3 
N-1 
ES-1, ES-3 
G-5, G-9· 
. 
FR-3 
G-10, G-11, FR-4, FR-5 
GPO-l, GP0-2 
G-7 
• 
• • 
• 
• 
-
• 
·:) 
.. 
• 
• 
..... _ 
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1988, p. 65. 
5. Lea, p. 59. 
6. V.J. Grondahl. Printed Circuits Handbook. Mc Graw Hill, 
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a. Grondahl, p. 23-11. 
9. Grondahl, p. 22-12. 
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